In this paper, we propose an approach to detect the temporary faults induced by an environmental phenomenon called single event upset (SEU). Berger code based self-checking checkers provides an online detection of faults in digital circuits as well as in memory arrays. In this work, a concurrent Berger code based online self-testable methodology is proposed and integrated in 32-bit DLX Reduced Instruction Set Computer (RISC) processor on a single silicon chip. The proposed methodology is implemented and verified for various arithmetic and logical operations of the DLX processor. The FPGA implementation of the proposed design shows that a meager increase in hardware utilization facilitates online self-testing to detect temporary faults.
INTRODUCTION
The transistor miniaturization and integration density rate in today"s VLSI technology has been following the Moore"s law and even More than Moore"s law. Since early 2000, the VLSI technology has been shrunk into a deep submicron technology which has led to the development of complete system in a single silicon chip and the technology has been named as System-on-chip (SoC) technology. Today"s Multi-processor System on-chip (MPSoC) and Network on-chip (NoC) technologies with high level integration are offering either server-based or cloud-based massively parallel processing. Graphics Processing Unit (GPU) processors developed by NVIDIA consist of massively parallel core (even up to thousands) architecture that are capable of executing thousands of smaller tasks simultaneously thereby increasing the computational speed by many folds. These processors play an important role in accelerating the computational speed in very high data involved applications such as artificial intelligence in automobiles, drones and video surveillances.
RISC based processors are the backbones of application specific embedded systems. RISC provides a platform wherein a small-set of instructions are made available for specific tasks so that the execution takes place at much higher speed i.e. even more than millions of instructions per second, hence also called as MIPS technology.
Due to sub-micron miniaturization and high integration density of transistors, today"s ICs are becoming more and more susceptible not only to manufacturing defects but also to the environmental disturbances such SEU. The manufacturing defects, a majority of them being stuck-at faults may cause the permanent failure of the system and are well targeted with offline-Built in Self-test (BIST) methodology [1] , [2] . The temporary faults are harder to detect during test because these faults are unlikely to occur during test. These faults normally occur at field and may cause the malfunctioning of the system during the time This paper is organized as follows: The section-2 outlines the architecture and instruction format of DLX RISC processor. The embedded processor testing methodologies are presented in section 3. The proposed concurrent online self-test methodology is presented in section 4. Section 5 discusses about the experimental work presented in this paper. Finally, the concluding remarks are presented in section 6.
DLX RISC PROCESSOR ARCHITECTURE
The DLX is a 32-bit Reduced Instruction Set Computer (RISC) developed based on load-store and millions of instructions per second (MIPS) architecture [3] . The DLX RISC processor is the simplest architecture (as shown in Figure 1 ) used for academic purpose and is the basic architecture for commercially available RISC processors. The DLX architecture includes a register set of 32 registers each of size 32-bits wide and a 32-bit Program counter (PC). The processor is based on five-stage pipelining architecture. These pipeline stages are Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory Access (MEM) and Write back (WB).
During IF stage, a 32-bit instruction will get fetched from memory. The PC holds the address of next instruction to be fetched (i) by incrementing PC by 4 in case of sequential execution and (ii) branch target address predicted by the branch prediction logic. During ID stage, the instruction decoder decodes the 32-bit instructions into various fields as given in Table 1 and determines the required operands and branching address. During EX stage, the ALU performs the arithmetic and logical operations on the operands decoded/provided by the instruction decoder. During MEM stage, the computed results will be stored in the data memory. The result will be written back into register during WB stage. The MEM and WB cycles can be performed in a single clock cycle and hence the execution of an instruction can be completed in 4 clock cycles. ID1 EX1 MEM1  WB1  IF2  ID2  EX2  MEM2  WB2  IF3  ID3  EX3  MEM3  WB3  IF4  ID4  EX4 69 registers and one destination) are specified in the instruction. In I-type instructions, one source register, 16-bit immediate operand (sign extended to 32-bit) are used. The J-type instructions consist of 6-bit opcode and 26-bit operand. The destination address is calculated using the 26-bit operand value. Table 1 summarizes the instruction formats of DLX processor. 
OVERVIEW OF EMBEDDED PROCESSOR TESTING
The digital circuit testing techniques can be broadly classified into external testing and self-testing. The conventional method of manufacturing test of digital circuits is carried out using Automatic Test Equipment (ATE) hardware. The quality test patterns are generated using test pattern generation algorithm and their expected responses are stored in ATE memory.
The hardware based self-testing (also known as Built in Self-Test) of a processor facilitates the generation of test patterns using LFSR, application of the test patterns to the processor under test and the analysis of test responses for its functional correctness without the use of any external circuitry. The processor uses the internal resources of the processor such as existing hardware, memory and other test support hardware. The major issues to be dealt carefully with the BIST is the Hardware overhead, test data generation and test application time, performance degradation especially in critical paths in case of high performance devices, power consumption during self-testing.
The software-based self-testing (SBST) [4] -[9] provides an alternative solution for the above described limitations of hardware based self-testing methodology. In this methodology, generation and application of test patterns for the processor under test and response analysis are carried out by especially written software routines executed on the processor itself. The self-test routine is stored in instruction memory and the data needed is stored in Data memory of the processor. A simplified processor model for software based self-testing is shown in Figure 3 .
The SBST is based on Instruction Set Architecture (ISA) and the Register Transfer Language (RTL) description of the processor and the test engineer need not have complete hardware and the details of structural fault model. The processor executes the test programs at its actual speed and hence SBST is capable of providing at-speed test solutions unlike to hardware-based BIST. However SBST is capable of providing at-speed self-test solutions to the processor for functionality verification both at manufacturing and/or field level, it cannot substitute the structure based test approaches like BIST and hence can be used to supplement the structural based test approaches to provide a more quality test.
Most of the BIST approaches (either hardware or software based) found in the literatures are off-line or non-concurrent test approaches. In these approaches either the functionality of the processor is suspended or the processor is in idle mode during test and test is not carried out concurrently with its functional operation. In concurrent online Self-test approach which is the main contribution of this paper, both the functional operation and test operation will be carried out simultaneously. 
PROPOSED ONLINE SELF-TESTABLE METHODOLOGY
The major contribution for malfunctioning of digital circuits/systems in the field (while on operation) is due to the temporary (dynamic) faults [10] , [11] . These faults may be caused by radiation and other hard environmental conditions. The single event upset (SEU) is the radiation-induced errors in microelectronic circuits that may change the behavior of dynamic circuits as well as memory devices. Since these faults are non-recurrent and harder to detect during test using offline BIST, online self-test methodologies are capable of detecting the temporary faults and hence its importance [3] , [12] . This paper presents the design of Berger code based totally self-checking checkers (TSC) [13] , [14] to detect both permanent stuck-at faults as well as temporary faults in the DLX RISC processor. Figure 4 shows the generalized architecture for the proposed self-testable processor. 
Totally Self-Checking Checkers (TSC) Using Berger Code
A Berger code forms a unidirectional error detecting code where check bits represents the number of zeros in the information bit sequence, I. The number of check bits (k) for the information sequence of length n bits is evaluated using the inequality ⌈ ⌉. The combinational circuit, C1 in Figure 4 is a combinational circuit that produces the complement of the check bits which is then fed to 2-rail checker along with the k-check bits. The two rail-checker produces two complementary outputs f and g in no fault case otherwise it produces f and g identical.
Combinational Circuit, C1
A Berger code is said to be maximal length Berger code has if n= (2 k -1) otherwise it is non-maximal length Berger code. The combinational circuit C1 in Figure 4 produces an output which is the binary equivalent of the number of 1"s in the information sequence, I. In order to compute the check bits for nonmaximal length Berger code, we define a number m=I0 mod (k+1), where I0 is the number of 0"s in the sequence I. The Berger code check bits is the binary equivalent of m and its length is equal to [log 2 (k+1)].
Two-rail Checker
The two-rail checker as shown in Figure 5 (a), is 1-out-of-2 code which receives two groups of inputs X=(x 1 , x 2 , …x n ) and Y=(y 1 , y 2 , …y n ) from the functional circuit and produces two outputs f and g that are complement to each other. As long as y i =(x i ) | is satisfied, the outputs of the two-rail checker will be f=0 and g=1. The totally self-checking two-rail checker can be extended for any arbitrary pairs (x i y i and x i+1 y i+1 ) of inputs as given in the structure of Figure 5 (b).
Berger code predictions for ALU operations
An Arithmetic and Logical Unit (ALU) is the heart of any processor and performs various arithmetic and logical operations. This section presents the predictions of Berger code for various ALU operations. Consider two n-bit operands be A=(a n , a n-1 , …. a 2 ,a 1 ) and B=(b n , b n-1 , …. 
Subtraction
The 
Logical-OR (Y=A|B)
Logical-XOR (Y=A^B)
The Berger code of the Logical-XOR output (Y c ) is computed as Y c =A c +B c -2*Zc+n where Z c represents the Berger code of (A.B).
EXPERIMENTAL RESULTS AND DISCUSSIONS
The Berger code based Totally Self-checking Checker (TSC) logic is incorporated for various arithmetic and logical operations within the RTL description of the DLX RISC processor and simulated using Xilinx Vivado 2017.2. Figure 7 demonstrates the simulation waveform of the DLX processor. The 32-bit instruction Data_in=0x04031040 is decoded as opcode=01 (ADD operation), [ Figure 8 demonstrates the capability of Berger code based TSC to detect the presence of fault during its normal operation.
Two versions of the processor (i) standard DLX RISC architecture and (ii) TSC based Self-testable DLX RISC Processor are implemented in 7-series Zynq FPGA (xc7z020clg484-1). The design is synthesized using Xilinx Vivado synthesis tool and the synthesized netlist is shown in Figure 9 . The device utilization reports are compared for both the designs as given in Table 2 . 
CONCLUSION
Berger code provides a unidirectional error detecting capability of detecting single or multi-bit errors in a given information sequence. Berger code prediction for the various arithmetic and logical operations has been summarized in this paper. The Berger code based totally self-checking checker (TSC) combined with two-rail checker provides a solution for the detection of temporary faults which are mainly induced by single event upset (SEU). The work presented in this work has demonstrated the concurrent online self-testing capability of DLX RISC processor. The implementation results obtained in this work has shown that the built-in self-testing capability can be incorporated in the processor design with meager overhead in the hardware (LUTs) and marginal increased power consumption.
